# 100353 Low Power 8-Bit Register

# FAIRCHILD

SEMICONDUCTOR

# 100353 Low Power 8-Bit Register

# **General Description**

The 100353 contains eight D-type edge triggered, master/slave flip-flops with individual inputs (D<sub>n</sub>), true outputs (Q<sub>n</sub>), a clock input (CP), and a common clock enable pin (CEN). Data enters the master when CP is LOW and transfers to the slave when CP goes HIGH. When the CEN input goes HIGH it overrides all other inputs, disables the clock, and the Q outputs maintain the last state.

The 100353 output drivers are designed to drive  $50\Omega$  termination to –2.0V. All inputs have 50 k $\Omega$  pull-down resistors.

# Ordering Code:

Order Number	Package Number	Package Description
100353PC	N24E	24-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-010, 0.400 Wide
100353QC	V28A	28-Lead Plastic Lead Chip Carrier (PLCC), JEDEC MO-047, 0.450 Square
100353QI		28-Lead Plastic Lead Chip Carrier (PLCC), JEDEC MO-047, 0.450 Square Industrial Temperature Range (–40°C to +85°C)

**Features** 


Low power operation

■ 2000V ESD protection

■ Voltage compensated operating range = -4.2V to -5.7V

Available to industrial grade temperature range

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.



# **Pin Descriptions**

Pin Names	Description
D <sub>0</sub> –D <sub>7</sub>	Data Inputs
CEN	Clock Enable Input
СР	Clock Input (Active Rising Edge)
Q <sub>0</sub> –Q <sub>7</sub>	Data Outputs
NC	No Connect

# **Connection Diagrams**

24-Pin DIP 24 D₄ -Dz D<sub>5</sub>· 23 -D2 22 -D1 D<sub>6</sub> D7 21 -D<sub>0</sub> NC 20 - CEN V<sub>CC</sub> 19 - CP - V<sub>EE</sub> V<sub>CCA</sub>. 18 17 V<sub>CCA</sub> -V<sub>CCA</sub> 16 Q7 · Q<sub>0</sub> 15 Q<sub>6</sub> · 10 -Q1 14 -Q2 Q5. 11 13 Q. 12 -Q3 28-Pin PLCC Q<sub>1</sub> Q<sub>2</sub> Q<sub>3</sub> V<sub>EES</sub> Q<sub>4</sub> Q<sub>5</sub> Q<sub>6</sub> 11 10 9 8 7 6 5 4 Q7 3 VccA 2 VccA 1 Vcc 20 VccA 22 Nc 23 Nc 26 D7 Q<sub>0</sub> [2] V<sub>CCA</sub> [3] V<sub>EE</sub> [4] V<sub>EES</sub> [5] CP [6] CEN [7] D<sub>0</sub> [8] 19 20 21 22 23 24 25 D1 D2 D3VEES D4 D5 D6


© 2000 Fairchild Semiconductor Corporation DS009882

100353

# Truth Table

	Outputs		
D <sub>n</sub>	CEN	СР	Q <sub>n</sub>
L	L	~	L
Н	L	~	н
Х	х	L	NC
Х	х	н	NC
Х	н	х	NC





## Absolute Maximum Ratings(Note 1)

 $\begin{array}{l} \mbox{Storage Temperature} (T_{STG}) \\ \mbox{Maximum Junction Temperature} (T_J) \\ \mbox{V}_{EE} \mbox{Pin Potential to Ground Pin} \\ \mbox{Input Voltage} (DC) \\ \mbox{Output Current} (DC \mbox{Output HIGH}) \\ \mbox{ESD} (Note 2) \\ \end{array}$ 

 $\begin{array}{l} -65^{\circ}\text{C to} +150^{\circ}\text{C} \\ +150^{\circ}\text{C} \\ -7.0\text{V to} +0.5\text{V} \\ \text{V}_{\text{EE}} \text{ to} +0.5\text{V} \\ -50 \text{ mA} \\ \geq 2000\text{V} \end{array}$ 

# Recommended Operating Conditions

Case Temperature (T <sub>C</sub> )	
Commercial	0°C to +85°C
Industrial	$-40^{\circ}C$ to $+85^{\circ}C$
Supply Voltage (V <sub>EE</sub> )	-5.7V to -4.2V

100353

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum rating. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 2: ESD testing conforms to MIL-STD-883, Method 3015.

# **Commercial Version**

# DC Electrical Characteristics (Note 3)

 $V_{EE} = -4.2V$  to -5.7V,  $V_{CC} = V_{CCA} = GND$ ,  $T_C = 0^{\circ}C$  to  $+85^{\circ}C$ 

Symbol	Parameter	Min	Тур	Max	Units	Conditions			
V <sub>OH</sub>	Output HIGH Voltage	-1025	-955	-870	mV	$V_{IN} = V_{IH}$ (Max)	Loading with		
V <sub>OL</sub>	Output LOW Voltage	-1830	-1705	-1620	mV	or V <sub>IL</sub> (Min)	$50\Omega$ to $-2.0V$		
/ <sub>онс</sub>	Output HIGH Voltage	-1035			mV	$V_{IN} = V_{IH}$ (Min)	Loading with		
OLC	Output LOW Voltage			-1610	mV	or V <sub>IL</sub> (Max)	$50\Omega$ to $-2.0V$		
/н	Input HIGH Voltage	-1165		-870	mV	Guaranteed HIGH Signal for all Inputs			
/IL	Input LOW Voltage	-1830		-1475	mV	Guaranteed LOW Signal for all Inputs			
L	Input LOW Current	0.50			μA	$V_{IN} = V_{IL}$ (Min)	$V_{IN} = V_{IL}$ (Min)		
н	Input HIGH Current			240	μA	$V_{IN} = V_{IH}$ (Max)			
ΞE	Power Supply Current					Inputs OPEN			
		-119		-61	mA	$V_{\text{EE}} = -4.2 \text{V}$ to $-4.8 \text{V}$			
		-122		-61		$V_{EE} = -4.2V$ to $-5.7V$			

Note 3: The specified limits represent the "worst case" value for the parameter. Since these values normally occur at the temperature extremes, additional noise immunity and guardbanding can be achieved by decreasing the allowable system operating ranges. Conditions for testing shown in the tables are chosen to guarantee operation under "worst case" conditions.

# **DIP AC Electrical Characteristics**

$V_{EE} = -4.2V$ to $-5.7V$ ,	$V_{CC} = V_{CCA} = GND$
-------------------------------	--------------------------

Symbol	Parameter	T <sub>C</sub> =	= 0°C	T <sub>C</sub> =	$T_C = +25^{\circ}C$		$T_C = +85^{\circ}C$		Conditions
Symbol		Min	Max	Min	Max	Min	Max	Units	Conditions
f <sub>MAX</sub>	Toggle Frequency	425		425		425		MHz	Figures 1, 2
t <sub>PLH</sub>	Propagation Delay	1.40	3.00	1.40	3.00	1.50	3.10	ns	Figures 1, 2
t <sub>PHL</sub>	CP to Output	1.40	3.00	1.40	3.00	1.50	3.10	ns	(Note 4)
t <sub>TLH</sub>	Transition Time	0.45	2.00	0.45	2.00	0.45	2.00	ns	Figures 1, 2
t <sub>THL</sub>	20% to 80%, 80% to 20%	0.45	2.00	0.43	2.00	0.45	2.00	115	rigules 1, 2
t <sub>S</sub>	Setup Time								
	D <sub>n</sub>	1.10		1.10		1.10			
	CEN (Disable Time)	0.40		0.40		0.40		ns	Figures 1, 3
	CEN (Release Time)	1.10		1.10		1.10			
t <sub>H</sub>	Hold Time	0.10		0.10		0.10		ns	Figures 1, 4
	D <sub>n</sub>	0.10		0.10		0.10		113	riguies i, 4
t <sub>PW</sub> (H)	Pulse Width HIGH	2.00		2.00		2.00		ns	Figures 1, 2
	CP	2.00		2.00		2.00		115	1 190103 1, 2

Note 4: The propagation delay specified is for single output switching. Delays may vary up to 300 ps with multiple outputs switching.

Symbol	Parameter		$\mathbf{T_C} = 0^{\circ}\mathbf{C}$		$T_C = +25^{\circ}C$		$T_C = +85^{\circ}C$		Units	Condition
Symbol	Parameter		Min	Max	Min	Max	Min	Max	Units	Conditions
f <sub>MAX</sub>	Toggle Frequency		425		425		425		MHz	Figures 1, 2
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay CP to Output		1.40	2.80	1.40	2.80	1.50	2.90	ns	Figures 1, 2 (Note 5)
t <sub>TLH</sub> t <sub>THL</sub>	Transition Time 20% to 80%, 80% to 20%		0.45	1.90	0.45	1.90	0.45	1.90	ns	Figures 1, 2
ts	Setup Time D <sub>n</sub> CEN (Disable Time) CEN (Release Time)		1.00 0.30 1.00		1.00 0.30 1.00		1.00 0.30 1.00		ns	Figures 1, 3
t <sub>H</sub>	Hold Time	D <sub>n</sub>	0		0		0		ns	Figures 1, 4
t <sub>PW</sub> (H)	Pulse Width HIGH C	CP	2.00		2.00		2.00		ns	Figures 1, 2
toshl	Maximum Skew Common Output-to-Output Variation Data to Output Path	Ũ		200		200		200	ps	PLCC Only (Note 6)
toslh	Maximum Skew Common Output-to-Output Variation Data to Output Path	Ũ		200		200		200	ps	PLCC Only (Note 6)
tost	Maximum Skew Opposite Output-to-Output Variation Data to Output Path	0		260		260		260	ps	PLCC Only (Note 6)
t <sub>PS</sub>	Maximum Skew Pin (Signal) Transition Var Data to Output Path	iation		280		280		280	ps	PLCC Only (Note 6)

Note 5: The propagation delay specified is for single output switching. Delays may vary up to 300 ps with multiple outputs switching.

Note 6: Output-to-Output Skew is defined as the absolute value of the difference between the actual propagation delay for any outputs within the same pack-aged device. The specifications apply to any outputs switching in the same direction either HIGH-to-LOW (t<sub>OSHL</sub>), or LOW-to-HIGH (t<sub>OSLH</sub>), or in opposite directions both HL and LH (t<sub>OST</sub>). Parameters  $t_{OST}$  and  $t_{PS}$  guaranteed by design.

# **PLCC DC Electrical Characteristics**

# $v_{EE}$ = -4.2V to -5.7V, $v_{CC}$ = $v_{CCA}$ = GND, $T_C$ = -40°C to +85°C (Note 7)

Symbol	Parameter	T <sub>C</sub> = -	–40°C	$T_C = 0^{\circ}C$ to $+85^{\circ}C$		Units	Conditions		
Gymbol		Min	Max	Min	Max	onna	Conditions		
V <sub>OH</sub>	Output HIGH Voltage	-1085	-870	-1025	-870	mV	V <sub>IN</sub> = V <sub>IH</sub> (Max) Loading with		
V <sub>OL</sub>	Output LOW Voltage	-1830	-1575	-1830	-1620	mV	or V <sub>IL</sub> (Min) 50 $\Omega$ to –2.0V		
V <sub>OHC</sub>	Output HIGH Voltage	-1095		-1035		mV	$V_{IN} = V_{IH}$ (Min) Loading with		
V <sub>OLC</sub>	Output LOW Voltage		-1565		-1610	mV	or V <sub>IL</sub> (Max) $50\Omega$ to $-2.0V$		
V <sub>IH</sub>	Input HIGH Voltage	-1170	-870	-1165	-870	mV	Guaranteed HIGH Signal for all Inputs		
V <sub>IL</sub>	Input LOW Voltage	-1830	-1480	-1830	-1475	mV	Guaranteed LOW Signal for all Inputs		
IIL	Input LOW Current	0.50		0.50		μΑ	$V_{IN} = V_{IL}$ (Min)		
I <sub>IH</sub>	Input HIGH Current		240		240	μΑ	V <sub>IN</sub> = V <sub>IH</sub> (Max)		
I <sub>EE</sub>	Power Supply Current						Inputs OPEN		
		-119	-61	-119	-61	mA	$V_{EE} = -4.2V$ to $-4.8V$		
		-122	-61	-122	-61		V <sub>EE</sub> = -4.2V to -5.7V		

Note 7: The specified limits represent the "worst case" value for the parameter. Since these values normally occur at the temperature extremes, additional noise immunity and guardbanding can be achieved by decreasing the allowable system operating ranges. Conditions for testing shown in the tables are chosen to guarantee operation under "worst case" conditions.

# **PLCC AC Electrical Characteristics**

Symbol	Parameter	$T_C = -40^{\circ}C$		$T_C = +25^{\circ}C$		$T_C = +85^{\circ}C$		Units	O an alltham a
		Min	Max	Min	Max	Min	Max	Units	Condition
f <sub>MAX</sub>	Toggle Frequency	425		425		425		MHz	Figures 1, 2
t <sub>PLH</sub>	Propagation Delay	1.40	2.80	1.40	2.80	1.50	2.90	ns	Figures 1, 2
t <sub>PHL</sub>	CP to Output		2.00	1.40	2.00	1.50	2.90	115	(Note 8)
t <sub>TLH</sub>	Transition Time	0.40	0 2.50 0.45 1.90 0.4	0.45	0.45 1.90	ns	Figures 1, 2		
t <sub>THL</sub>	20% to 80%, 80% to 20%	0.40		0.45	1.90	0.45	1.50	115	Figures 1, 2
t <sub>S</sub>	Setup Time								
	D <sub>n</sub>	0.60		1.00		1.00			
	CEN (Disable Time)	0.90		0.30		0.30		ns	Figures 1, 3
	CEN (Release Time)	1.40		1.00		1.00			
t <sub>H</sub>	Hold Time D <sub>n</sub>	0.30		0		0		ns	Figures 1, 4
t <sub>PW</sub> (H)	Pulse Width HIGH CP	2.00		2.00		2.00		ns	Figures 1, 2

Note 8: The propagation delay specified is for single output switching. Delays may vary up to 300 ps with multiple outputs switching.

100353

